Efficient memory allocation is crucial for data-intensive applications, as a smaller memory footprint ensures better cache performance and allows one to run a larger problem size given a fixed amount of main memory. In this article, we describe a new automatic storage optimization technique to minimize the dimensionality and storage requirements of arrays used in sequences of loop nests with a predetermined schedule. We formulate the problem of intra-array storage optimization as one of finding the right storage partitioning hyperplanes: each storage partition corresponds to a single storage location. Our heuristic is driven by a dual-objective function that minimizes both the dimensionality of the mapping and the extents along those dimensions. The technique is dimension optimal for most codes encountered in practice. The storage requirements of the mappings obtained also are asymptotically better than those obtained by any existing scheduledependent technique. Storage reduction factors and other results that we report from an implementation of our technique demonstrate its effectiveness on several real-world examples drawn from the domains of image processing, stencil computations, high-performance computing, and the class of tiled codes in general.
INTRODUCTION AND MOTIVATION
Efficient storage management for array variables in a program requires that memory locations be reused as much as possible, thereby minimizing their storage requirement. Consider a statement, which writes to an array, appearing within an arbitrarily nested loop. Two dynamic instances of the statement can store values that they compute to the same memory location provided the lifetimes of these values do not overlap. Therefore, most solutions to this problem are schedule dependent. Storage optimization can be performed soon after execution reordering transformations have been applied but before generating the final transformed code.
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The scope of programs that we consider for this work is a class of codes known as affine loop nests. Affine loop nests are sequences of arbitrarily nested loops (perfect or imperfect) where data accesses and loop bounds are affine functions of loop iterators and program parameters (symbols that do not vary within the loop nest). Due to the affine nature of data accesses, these loop program portions are statically predictable and can be analyzed and transformed using the polyhedral compiler framework [Aho et al. 2006 ]. Significant advances have been made in memory optimization for affine loop nests or its restricted forms [Lefebvre and Feautrier 1998; Strout et al. 1998; Thies et al. 2001; Darte et al. 2005; . However, we first show that a good memory optimization technique is still missing. The solutions found by existing works for several commonly encountered cases are far from good or optimal and could even miss nearly all storage optimization potential.
The storage optimization problem for arrays can be viewed as contracting the array along one or more dimensions to fixed sizes, or contracting along directions different from the directions along which the array is originally indexed. Thus, an approach to contraction can be viewed as one that finds (1) good directions along which to contract (and the order in which to contract) in case the original ones are not good and (2) the minimal sizes to which each of the chosen dimensions can be contracted. Although the latter part was first comprehensively studied by Lefebvre and Feautrier [1998] , there is no heuristic available to obtain good solutions to the former. Choosing the right directions and their ordering impacts both the dimensionality of the resulting storage and the storage size. For example, it can be the difference between say N 2 , 2N, and N storage for what was originally an NxN array. Lefebvre and Feautrier [1998] and Darte et al. [2005] had either worked with the canonical (original) basis or assumed that the right directions would be provided by an oracle.
Our scheme computes storage allocations suitable for a predetermined multidimensional schedule for the iterations.
Typically, one determines a schedule based on criteria like locality, parallelism, and potentially, and even memory footprint. It is thus natural and reasonable to assume that the schedule has been fixed by the time storage contraction is ready to be performed. Our approach finds directions that minimize the dimensionality of the contracted storage. We introduce the notion of a storage partitioning hyperplane: such hyperplanes define a partitioning of the iteration space such that each partition uses a single memory location. Our approach is then of iteratively finding a minimum number of storage partitioning hyperplanes with certain criteria. The objectives ensure the right orientation of the storage hyperplanes such that the dimensionality of the contracted array is as low as possible, and for each of those dimensions, its extent is minimized.
Consider the stencil computation with dependences (1, 0), (0, 1) in Figure 1 . It corresponds to the tiled version of the code in Figure 2 . For a given tile, only its top and right boundaries are live-out. As the primary objective behind tiling for locality is to exploit reuse in multiple directions while the data accessed fits in faster memory, live-out sets along two or more boundaries are common with tiling. In Figure 1 , for a schedule that iterates row-wise within a tile, indexing the array along the canonical directions does not reduce storage, i.e., if T is the tile size, T 2 storage per tile is needed. This solution corresponds to the canonical storage hyperplanes (1, 0) and (0, 1). The contraction factors obtained by Lefebvre and Feautrier [1998] would just be N along each of the two dimensions. None of the heuristics described in Darte et al. [2005] and find a different basis. If the array is partitioned along the hyperplane (1, −1), i.e., if all points (t, i) in the array such that t − i = constant reuse the same memory location, the tile can be executed using a storage of just 2T − 1 cells. The storage buffer would finally hold the 2T − 1 live-out values. An access A [i, j] will be transformed to an access A[(t − i) mod (2T − 1)], and this is also the optimal solution. The occupancy vector-based approach of Strout et al. [1998] does obtain this optimal storage, but it is designed for perfect loop nests with constant dependences, and its scheduleindependent nature leads to suboptimal solutions in general. The schedule-dependent approach that we develop in this article finds the optimal storage mapping in this case automatically and works for general affine loop nests. Other dependence patterns or more complex tiling shapes can lead to nontrivial mappings that are very difficult to derive by hand.
In summary, our contributions are the following: -We describe a new technique for storage optimization while casting the latter as an array space partitioning problem, where each partition uses the same memory location. We then formulate an integer linear programming (ILP) problem solvable using a greedy heuristic whose objective takes into account both the dimensionality of the mapping and the extent along each dimension. -We implement and evaluate our technique on various domain-specific benchmarks and demonstrate reductions in storage requirement ranging from a constant factor to asymptotic in the extents of the original array dimensions or loop blocking factors. -Owing to the similarity to the nature of our approach, a link is established between storage optimization and loop transformation algorithms in the polyhedral modelboth of them can be seen as partitioning problems. There were advances in the latter over the past two decades while no comparably strong heuristics existed for memory optimization.
Section 2 provides the necessary background on the framework used and the successive modulo technique of Lefebvre and Feautrier [1998] and introduces the notation used later. Section 3 details our storage optimization scheme. Various examples from real-world applications are discussed in Section 4. Section 5 reports results from our implementation. Related work and conclusions are presented in Sections 6 and 7, respectively.
BACKGROUND
This section provides the background and notation for the techniques that we present for storage mapping optimization.
Definition 2.1. The set of all vectors v ∈ Z n such that h. v = k constitute an affine hyperplane.
Different constant values for k generate different parallel instances of the hyperplane, which is usually characterized by the vector, h, normal to it.
Polyhedral representation. The polyhedral representation of a program part is a high-level mathematical representation convenient for reasoning about loop transformations. The class of programs that are typically represented in this model are affine loop nests. Each execution instance i S of a statement S, within n enclosing loops, is represented as an integer point in an n-dimensional polyhedron, which defines the iteration domain D of the statement. A multidimensional affine scheduling function θ maps each point in the iteration domain to a multidimensional time point. Read and write accesses to an array variable with an m-dimensional array space are represented by affine array access functions that map the iteration space of the statement to the array's data space.
Farkas' lemma. Several polyhedral techniques rely on the application of the affine form of Farkas' lemma [Schrijver 1986; Feautrier 1992 
(1) Lefebvre and Feautrier [1998] proposed a storage optimization technique that they referred to as partial data expansion. A given static control program is subject to array dataflow analysis and then converted into functionally equivalent single-assignment code so that all the artificial dependences (output and anti) are eliminated. The translation to single-assignment code involves rewriting the program so that each statement S writes to its own distinct array space A S , which has the same size and shape as that of the iteration domain of S. Without any loss of generality, if we assume that the loop indices are nonnegative, then i S writes to A S [ i] . This process of expanding the array space is known as total data expansion. A schedule θ is then determined for the single-assignment code.
To alleviate the considerable memory overhead incurred due to such total expansion, the array space is then contracted along the axes represented by the loop iterators. This partial expansion technique is based on the notion of the utility span of a value computed by a statement instance i S at time θ ( i S ) to a memory cell C. It is defined to be the subsegment of the schedule during which the memory cell C is active, i.e., the value stored at C still has a pending use. Suppose that the last pending use of the value in C occurs in iteration L( i S ), at logical time θ (L( i S )). Any new output dependence that does not conflict with the flow dependence between i S and L( i S ) corresponding to the
] is an output dependence that can be safely introduced. 
) are both true, i.e., if the corresponding array elements are simultaneously live under the given schedule θ .
The conflict set CS is the set of all pairs of conflicting indices given by CS = {( i, j) | i j}. In accordance with the preceding definition, the conflict relation is a symmetric, nonreflexive. Partial expansion is performed iteratively with each statement being considered once at every depth of the surrounding loop nest. The contraction modulo e p (or expansion degree, as Lefebvre et al. refer to it) , along the axis of the array space that corresponds to the loop at depth p, is computed as follows. Suppose that DS is the set of differences of indices that conflict, i.e., DS
If b is the lexicographic maximum of DS p , the contraction modulo is given by e p = b p + 1, where b pûp is the component of b along the axis i p , withû p representing the unit vector along the same axis. In essence, the contraction modulo e p represents the degree of contraction along that axis. The final storage mapping is obtained by converting it into a modulo mapping so that the statement instance i S writes to A S [ i mod e] , where e = (e 0 , e 1 , . . . , e n−1 ). This method to determine the contraction moduli will hereafter be called the successive modulo technique.
INTRA-ARRAY STORAGE OPTIMIZATION
In this section, we present all details of our storage optimization technique.
A Simple Example
The successive modulo technique is quite versatile, scalable, and also parametric. However, the eventual modulo storage mapping obtained does not always lead to minimal storage requirements. Consider the static control loop nests in Figure 2 . The producer loop nest is already in single-assignment form where each statement instance S(t, i) writes to its own distinct memory cell A [t, i] so that the array space A has the same size and shape as the iteration domain of statement S. Suppose that the schedule determined is θ (t, i) = (t, i). There are some values computed by statement S that are live even after all of its instances have been executed. These live-out values reside in the set of memory cells,
As a result, the conflict set CS is made up of conflicts not only due to the uniform lifetimes of the non-live-out values but also due to the nonuniform lifetimes of the live-out values. Specifically, the array index associated with a live-out value conflicts with the array index associated with any value computed later in the schedule. Thus, the resulting conflict set CS, of pairs of conflicting indices (t, i) (t , i ), is a union of convex polyhedra characterized by the constraints shown in Figure 2 (c).
The conflict relation is, strictly speaking, symmetric. For brevity, the constraints in Figure 2 (c) represent a conflict between a pair of conflicting indices only once, effectively treating it as an unordered pair. The first two disjuncts in Figure 2 (c) together represent conflicts due to the flow dependence (1, 0), which is also the maximum utility span of any non-live-out value (Figure 2(b) and (d) ). The last disjunct expresses the conflicts due to the live-out values. Often, the last read of the value computed by one statement instance and the write by another instance of the same statement occur at the same logical time. Hereafter, in such scenarios, we do not treat the associated indices as conflicting, as they can be mapped to the same memory cell, e.g., in Figure 2 (c), (t , i ) and (t + 1, i ) do not conflict.
Applying the successive modulo technique, at loop-depth p = 0, the contraction modulo obtained is e 0 = N due to the conflict (1, N) (N, N) . Similarly, the contraction modulo at loop-depth p = 1 is e 1 = N due to the conflict (N, 1) (N, N) ) to O(N), requiring just a single row of 2N − 1 cells. The preceding example shows that a straightforward computation of the contraction moduli along the canonical bases can lead to a solution that can be considerably worse than the optimal solution. As will be explained in the following sections, a better approach is to find hyperplanes that partition the array space based on the conflict set and to then use the hyperplane normals as the bases for computing the contraction moduli.
Storage Hyperplanes and Conflict Satisfaction
We formalize here the notion of a storage partitioning hyperplane (or storage hyperplane) satisfying a conflict i j in the conflict set CS.
Definition 3.1. A conflict between a pair of array indices i and j is said to be satisfied by a hyperplane if and only if . i − . j = 0.
Essentially, if the hyperplane is thought of as partitioning the array space, a conflict is only satisfied if the array indices involved are mapped to different partitions.
The successive modulo technique can also be understood through this notion of conflict satisfaction. Consider again the loop nest in Figure 2 . As explained earlier, the contraction modulo e 0 = N is due to the conflict (1, N) (N, N). This is equivalent to the hyperplane (1, 0) partitioning the array space into N partitions. Clearly, the conflicting indices (1, N) and (N, N) are mapped to different partitions, thus satisfying the conflict. The hyperplane (1, 0) satisfies all of the conflicts represented by the second and third disjuncts in Figure 2 (c). The conflicts specified by the first disjunct are not satisfied, as the conflicting indices get mapped to the same partition. However, these conflicts are satisfied at loop-depth p = 1. This can be seen as the hyperplane (0, 1) further partitioning each of the N partitions obtained earlier into N distinctsubpartitions. As a result, the conflicting indices in the conflicts that were not satisfied at the previous level get mapped to different partitions. In essence, the successive modulo approach can also be understood as conflict satisfaction being performed by successively partitioning the array space using a series of storage hyperplanes.
The dimensionality of the array space is a loose upper bound on the number of storage hyperplanes required to satisfy all of the conflicts. This is because, in the trivial case, the hyperplanes could simply correspond to those which have the canonical axes as their normals. In fact, this is exactly how the modulo storage mapping is determined in the successive modulo technique. In Figure 2 , all of the conflicts were satisfied using the two canonical hyperplanes, (1, 0), (0, 1). However, the mapping
, which is better than the resulting solution not only in terms of the storage size required but also in terms of its dimensionality, shows that it is possible to satisfy all conflicts in the conflict set ( Figure 2 (c)) using just one storage hyperplane. Generally, the choice of partitioning hyperplanes affects both the dimensionality and the storage requirements of the resulting modulo storage mapping.
A Partitioning Approach
The problem of intra-array storage optimization for a given statement S with an ndimensional iteration domain D, writing to an array space A(of the same size and shape as D due to total data expansion), can be seen as a problem of finding a set of m partitioning hyperplanes 1 , 2 , . . . , m , which together satisfy all conflicts in the conflict set CS, i.e., every conflict must be satisfied by at least one of the m hyperplanes. The resulting m-dimensional modulo storage mapping would be of the form
where M is the m × n transformation matrix constructed using the m storage hyperplanes as the m rows of the matrix. If a hyperplane is i = (γ i,1 , γ i,2 , . . . , γ i,n ), then the storage mapping matrix M is an m × n matrix with the i th row
The contraction moduli computed along the normals of the m hyperplanes form the m components of the vector e.
3.3.1. Conflict Set Specification. The conflict set can be specified as a union of convex polyhedra, also called conflict polyhedra, e.g., the disjunction in Figure 2 (c). Each integer point in a conflict polyhedron represents a particular conflict. The symmetricity of the conflict relation can be used to simplify the conflict set significantly. Consider a one-dimensional array space A where all array indices conflict with all other indices. The conflict set CS is then the set of ordered pairs (i, i ) such that i i holds. A conflict relation 1 2 can be encoded as the integer point (1, 2) in the conflict polyhedron {i < i | i, i ∈ A}. Strictly speaking though, if all conflict relations are to be represented, due to the symmetry, another conflict polyhedron {i > i | i, i ∈ A} would be required to accommodate the conflict relation 2 1. However, satisfying the conflict 1 2 implies that 2 1 is also satisfied as both of them represent the same pair of indices. The second conflict polyhedron is, in effect, redundant in the conflict set. Hereafter, we assume that if a conflict relation i j is represented in a conflict set CS, then CS does not contain a redundant representation of the relation j i as well. There may be multiple ways to specify a conflict set as a union of conflict polyhedra. Therefore, we adhere to the convention that if the conflict relation i j is represented in the conflict set, the value for the conflicting index j must not be computed earlier than that for the index i according to the given schedule. Furthermore, the conflict set specification is minimal in the sense that no two conflict polyhedra exist in the union such that their union is itself convex.
Finding a Storage Hyperplane
In the scenario when the conflict set is empty to begin with, the optimal allocation is to contract the array down to a single scalar variable. Storage hyperplanes only need to be found when the conflict set is nonempty. Suppose that there are l conflict polyhedra
Consider a pair of conflicting indices s and t. By Definition 3.1, a hyperplane satisfies this conflict if ( . s − . t) = 0. This can be expressed by the following disjunction:
Furthermore, since the iteration space D (and consequently the array space A) is bounded, there must exist a finite upper bound of the form (
where P is the vector of program parameters. Such a bound has been used in Feautrier [1992] and in Bondhugula et al. [2008] , although in different contexts. Additionally, as the conflict relation is symmetric, the upper bound is applicable to the absolute value of the conflict difference ( . s − . t). Thus, the bounding constraints can be expressed as follows:
3.4.1. Encoding Satisfaction with Decision Variables. A storage hyperplane may not necessarily satisfy all conflicts in the conflict set CS. It may not even satisfy all conflicts represented in a particular conflict polyhedron. Therefore, in general, ( . s − . t) could be positive, negative, or equal to zero. This nature of conflict satisfaction can be captured adequately by introducing a pair of binary decision variables x 1i , x 2i for each conflict polyhedron K i such that
Note that the binary decision variables x 1i , x 2i indicate the nature of conflict satisfaction at the granularity level of a conflict polyhedron and not at the granularity level of each conflict. Even if there exists one conflict in the conflict polyhedron that is not satisfied by the hyperplane, then the conflict polyhedron, as a whole, is still treated as unsatisfied. Thus, the constraint that ( . s − . t) could be positive, negative, or equal to zero can be expressed as the following conjunction:
By definition, x 1i and x 2i cannot be simultaneously equal to 1. Such a scenario would mean that the constraints in the preceding conjunction would contradict each other. However, if x 1i = 1 and x 2i = 0, then the first conjunct degenerates into the conflict satisfaction constraint ( . s − . t) ≥ 1, whereas the second conjunct is reduced to the constraint ( . s − . t) ≤ ( u. P + w), which is implied by the bounding constraints (2). Similarly, if x 2i = 1 and x 1i = 0, the first conjunct becomes ( . s − . t) ≥ −( u. P + w), which is again implied by the bounding constraint (2). The second conjunct degenerates into the conflict satisfaction constraint ( . s − . t) ≤ −1. When there is still at least one conflict that remains unsatisfied, both x 1i and x 2i must be equal to 0. In such a scenario, it can be seen that neither of the two conjuncts degenerate into a conflict satisfaction constraint. Instead, the entire conjunction boils down to the bounding constraints (2), which must always hold, regardless of whether all or a few of the conflicts in the conflict polyhedron are satisfied.
Each of the l conflict polyhedra is associated with its own pair of binary decision variables, both of which cannot simultaneously be equal to 1. Therefore, the number of conflict polyhedra, all of whose conflicts are satisfied by a hyperplane, can be estimated as the sum of all decision variables:
The number η forms the basis of our greedy heuristic for finding good storage hyperplanes. The greater the value of η, the fewer the number of conflict polyhedra whose conflicts still remain unsatisfied. Consequently, it is likely that fewer storage hyperplanes will be needed to satisfy the remaining conflicts. A particularly interesting case is when η can be made to equal l. The storage hyperplane found then would have satisfied all conflicts on its own without the need to find any more hyperplanes. In other words, maximizing η serves as a reasonably good greedy approach for minimizing the number the storage hyperplanes and thereby the dimensionality of the final storage mapping.
Linearizing the Constraints. The storage hyperplane
should be such that the bounding constraints (2) hold at every integer point v in a conflict polyhedron. Each conjunct in the bounding constraints can be rewritten to be in the form ψ( v) ≥ 0, where ψ( v) is affine. By Farkas' lemma (1), the affine form can be equated to a nonnegative linear combination of the faces of the conflict polyhedron. The loop variables can then be eliminated by equating their respective coefficients to obtain an equivalent set of linear inequalities involving only the coefficients, some of which are Farkas' multipliers. However, the same procedure cannot be repeated for the decision constraints in (3), as neither of the two conjuncts can be rewritten in the form ψ( v) ≥ 0 (refer to (1)). The coefficients of P in both conjuncts are products of a decision variable and u's coefficients, and similarly x 1i w and x 2i w are nonlinear. Therefore, the decision constraints in (3) cannot be linearized using Farkas' lemma.
However, since ( u. P + w) is finite, there must exist a finite upper bound on it of the form (c P + c), i.e.,
In practice, a high value such as c = 10 (higher if no parameters exist and all loop bounds are known at compile time) gives a reasonably good estimate of c, allowing c to be treated as a suitably chosen constant value. Each individual constraint in (5) can be treated using Farkas' lemma to obtain a set of equivalent linear inequalities after eliminating the loop variables. Due to transitivity, (c P + c) is also an upper bound on
The decision constraints in (3) were formulated such that if either x 1i or x 2i is equal to 1, then one of the conjuncts degenerates into a conflict satisfaction constraint while the other into one of the bounding constraints in (2), which specify ( u. P + w) as an upper bound on | . s − . t |. Now, along similar lines, an alternative set of decision constraints can be formulated as follows:
The key is that c is a constant, and it now makes the conflict satisfaction constraints amenable to linearization through application of Farkas' lemma. Although the variables u and w still feature in the expanded set of bounding constraints in (5), the decision constraints in (6) are now devoid of them. Note that c P + c has been substituted for u P + w in (3) alone to obtain (6). The difference between (3) and (6) is only with respect to the upper and lower bound that is imposed on ( . s − . t) when one of the binary decision variables x 1i , x 2i is equal to 1 or when both are equal to 0. It still holds that x 1i and x 2i cannot simultaneously be equal to 1. The bound c P + c only has to be sufficiently large to bound the conflict difference-it need not be tight, and it does not influence the objectives that we will propose and the solutions obtained in any way. Revise the conflict set (C S ) as shown in (9) by revising the conflict polyhedra as shown in (8) 8:
Let M be the transformation matrix constructed with hyperplanes 1 , 2 , . . . , m forming its rows 9:
Let e be the vector of contraction moduli e 1 , e 2 , . . . , e m return (M, e) 10: procedure FIND-NEXT-HYPERPLANE(CS ) 11:
for all conflict polyhedra K i ∈ CS do 13: Formulate bounding constraints as shown in (5) 14:
Formulate satisfaction decision constraints as shown in (6) 15:
Apply Farkas' lemma to each of the preceding constraints (formulated in steps 13 and 14) to obtain an equivalent set of linear equalities/inequalities Compute lexicographic minimal solution as shown in (7) to obtain the hyperplane and the corresponding contraction modulo e return ( , e) 3.4.3. A Greedy Double Objective. The resulting ILP system consists of the constraints obtained due to the expanded set of bounding constraints in (5), the revised decision constraints in (6), and the constraint on η given by (4). Such constraints are derived for each of the l conflict polyhedra. The greedy approach is to determine a storage hyperplane such that the estimated number of conflict polyhedra η, all of whose conflicts are satisfied, is maximized. This affects the dimensionality of the storage mapping that is eventually obtained.
Another factor that needs to be considered while determining the storage hyperplanes is the storage size of the resulting modulo storage mapping. The storage size of a modulo storage mapping determined using the successive modulo technique is computed as the product of the contraction moduli. In the successive modulo technique, the contraction moduli are computed along the canonical bases. Essentially, the canonical bases also serve as the storage hyperplane normals. In general though, the storage hyperplane normals may not necessarily correspond to the canonical bases. However, the modulo can still be computed based on the maximum conflict difference ( . s − . t), which is essentially the maximum component of any conflict difference ( s − t) along the normal of the hyperplane . Since the contraction modulo is 1 plus the maximum conflict difference, the greater the maximum conflict difference, the more storage size required for the resulting storage mapping. Therefore, to minimize the storage size, another objective in solving the ILP system is to minimize the maximum conflict difference ( . s − . t). As ( u. P + w) is an upper bound on ( . s − . t), this can be done by minimizing ( u. P + w).
The number η is at most equal to l. If η = (l − η), the double objective of maximizing η and minimizing ( u. P + w) can be achieved simultaneously by finding a lexicographically minimal solution to the ILP system with η , u, and w in the leading position. If u = (u 1 , u 2 , . . . , u p ), then the objective is as follows:
The value determined for ( u. P + w) using the preceding objective is the least upper bound obtained for the maximum component of any conflict difference ( s − t) along the hyperplane normal. Consequently, the contraction modulo can be computed as being equal to ( u. P + w + 1). Conflict satisfaction is the primary issue involved in partitioning. Thus, the objective gives minimization of η precedence over that of ( u. P + w). As we shall see later, for scenarios such as the one in Figure 2 (a), this ensures that a hyperplane that satisfies all conflicts at once is given precedence over a hyperplane that leaves some conflicts unsatisfied even if the contraction modulo for the latter is smaller than that for the former.
Finding Storage Hyperplanes Iteratively
Once a storage hyperplane has been found as described earlier, it is possible that there still exist some conflicts that are not satisfied by it. Before the complete modulo storage mapping can be obtained, additional hyperplanes need to be found such that, eventually, each conflict is satisfied by at least one of the hyperplanes.
Suppose that the hyperplane has been found based on the conflict set CS = K 1 ∪ K 2 ∪ · · · ∪ K l . The conflicts s t in the conflict set CS that are not satisfied by the storage hyperplane satisfy the constraint ( . s − . t = 0). Therefore, to find the next storage hyperplane, the conflict set should be revised to include only the unsatisfied conflicts. This can be done by adding the constraint ( . s − . t = 0) to each of the l conflict polyhedra so that the new set of conflict polyhedra are
Consequently, the resulting conflict set CS is given by
In essence, instead of the original conflict set CS, the revised conflict set CS with its constituent conflict polyhedra K 1 , K 2 , . . . , K l , forms the basis for determining the next storage hyperplane. If all conflicts in a conflict polyhedron K i are satisfied by the hyperplane , its contribution to the revised conflict set CS due to the addition of the constraint ( . s − . t = 0) would be nothing. Therefore, this iterative process of determining storage hyperplanes is continued until all conflicts are satisfied, i.e., until the conflict set under consideration is empty. At each step, the contraction modulo is also found for every storage hyperplane. Algorithm 1 summarizes the partitioning-based approach to find a modulo storage mapping. The main procedure, FIND-MODULO-MAPPING (line 1), determines the m storage hyperplanes iteratively, revising the conflict set at each step as described earlier (lines 4 through 7). The procedure FIND-NEXT-HYPERPLANE (line 10) sets up the ILP system (lines 12 through 16) necessary to determine the required storage hyperplane (line 18) and the corresponding contraction modulo.
Example revisited. Consider again the producer-consumer loops that were introduced in Figure 2 . In Figure 3 , conflicts in different polyhedra are shown in different colors. Note that the canonical hyperplanes (1, 0) and (0, 1) individually do not satisfy all conflicts-the former does not satisfy the conflicts colored in red, whereas the latter does not satisfy those shown in blue. However, several other hyperplanes exist that satisfy all conflicts at once, e.g., (−1, 1), (−2, 1), (−3, 1). Therefore, our greedy approach would pick such hyperplanes over other candidate hyperplanes. Furthermore, the secondary objective is to minimize the contraction modulo. Among such hyperplanes that satisfy all conflicts, (−1, 1) leads to the smallest contraction modulo of 2N−1. Since all conflicts are satisfied by the hyperplane (−1, 1) itself, there is no need to find any more partitioning hyperplanes. The resulting storage mapping,
, not only reduces the dimensionality but also provides a storage size requirement that is asymptotically better than that obtained using the successive modulo technique. This modulo storage mapping is also dimension and storage optimal.
Correctness and termination. Although the primary objective is to maximize conflict satisfaction for the revised conflict set, any hyperplane that is linearly dependent on the storage hyperplanes found in previous iterations will not satisfy any new conflict. In practice, we observed that finding the next storage hyperplane using a revised conflict set is sufficient to ensure the required linearly independence of hyperplanes. If in addition to revising the conflict set a theoretical guarantee for such linear independence is sought, it can be enforced by introducing additional linear independence constraints, similar to those proposed in Bondhugula et al. [2008] for finding scheduling hyperplanes iteratively. Since the number of linearly independent storage hyperplanes required for satisfying all conflicts is at most equal to the dimensionality of the array space, the iterative process is guaranteed to terminate. A storage mapping that satisfies all conflicts is a valid one by definition: it maps conflicting indices to different partitions.
Optimality
The twofold objective used makes our technique find good solutions that are often optimal. Note that all of the optimality discussion here is under the assumption that the mappings considered are affine. The situations where suboptimality could creep in are as follows:
(1) In some pathological cases, a higher-dimensional mapping is better than a lowerdimensional one, and this may not even be known at compile time. Consider a two-dimensional wavefront in a three-dimensional iteration space with a storage mapping of size N 1 * N 2 versus a lower-dimensional one with storage N 3 . If N 3 > N 1 * N 2 , the higher-dimensional mapping leads to lower storage. (2) Since decision variables for conflict satisfaction are added on a per-conflict polyhedron basis, splitting conflict polyhedra can only yield better solutions. This is also the case when splitting dependences or iteration domains leads to better parallelization. (3) Our first objective of conflict set satisfaction is greedy in nature and, although not optimal, often finds optimal solutions in practice. Furthermore, the iterative approach to determine the partitioning hyperplanes (Section 3.5) is open to easy customization and variation, e.g., to enumerate a fixed number of good solutions and pick the minimum storage one among them, given that our storage mapping determination is quite fast (Table I) .
Furthermore, if there exists a single storage hyperplane that satisfies all conflicts, our approach obviously guarantees that it will be found (minimum η value in (7)). The secondary objective ensures that the storage requirements of such a one-dimensional modulo storage mapping found will be optimal.
EXAMPLES
This section discusses storage mappings obtained by our technique on several example classes of affine loop nests.
Blur filter-interleaved schedule. In image processing pipelines, such as Harris corner detectors ( [Harris and Stephens 1988] ) instead of time-iterated stencils, a pipeline stage may apply a particular stencil once, before propagating the computed output to the next stage, which may apply a different stencil on its input. The importance of storage optimizations in domain-specific compilers for image processing pipelines was studied by Ragan-Kelley et al. [2013] for their work on the Halide DSL compiler. Consider the loop nest of a two-stage blur (in Figure 4(a) ). The producer-consumer locality is quite poor. It can be improved by interleaving the horizontal and vertical blurs as shown in Figure 4 (b). As each statement instance S(y, x) writes to blurx [y, x] in accordance with the schedule θ (S(y, x)) = (y, x, 0), the last use of the value blurx [y, x] is in T (y + 2, x) at θ (T (y + 2, x)) = (y + 2, x, 1). The conflict set CS of the conflicting indices (y, x) (y , x ) for the array space blurx due to such a schedule is specified in Figure 4 (c). The modulo storage mapping used by Ragan-Kelley et al. [2013] is the same as that obtained using the successive modulo technique-blurx [y, x] → blurx[y mod 3, x mod N]. Figure 4(d) shows that the storage hyperplane (−1, 2) would satisfy all of the conflicts by itself. Furthermore, since it leads to the smallest contraction modulus of 2N + 1, the modulo storage mapping obtained using our technique is blurx [y, x] → blurx[(−y + 2x) mod (2N + 1)]. (tx, ty, x, y) within the same data tile. The first disjunct in the conflict set is for indices conflicting with all other indices on the same column. The conflicts due to the live-out data values that are already computed are specified by the other disjunct.
Blur filter-tiled execution. Figure 5 shows a tiled version of the blur filter code introduced in Figure 4 (a). The schedules for the statements P and Q can be expressed as θ (P(tx, ty, x, y)) = (tx, ty, x, 0, y) and θ (Q(tx, ty, x, y)) = (tx, ty, x, 1, y) . The columnwise processing is interleaved to further improve locality so that a column of blurx within the tile, once computed, is immediately read for the vertical blur along the same column. The top two rows of each data tile of blurx constitute its live-out data for such a schedule (refer to Figure 5(a) ). Prior to contraction, a total expansion of the array space written to by the statement P is performed. This changes the write access to a four-dimensional access on an array space A, which has the same size and shape as the iteration domain of statement P (refer to Figure 5(b) ). For brevity's sake, we only consider the problem of contracting a data tile of the array space. The intratile conflict set is shown in Figure 5 (c). The storage mapping obtained using the successive modulo technique A [tx, ty, x, y] → A[tx, ty, x mod B, y mod B] does not contract the tile at all. However, note that the hyperplane (−2, 1) satisfies all of the conflicts with the contraction modulus (3B − 2). Our technique would arrive at this storage hyperplane to give the dimension and storage optimal storage mapping A [tx, ty, x, y] → A[tx, ty, (y − 2x) mod (3B − 2)]. The storage required for the tile is thus reduced from B 2 down to (3B − 2). In addition, the same storage mapping holds even if tiles along the same row are executed in parallel.
Lattice-Boltzmann method. We studied a discrete form of the Boltzmann equation [Succi 2001 ], used in computational fluid dynamics to model complex fluid flows. Lattice-Boltzmann method (LBM) kernel is characterized as DmQn, where m is the dimensionality of the space lattice and n is the number of particle distribution equations that need to be solved. Figure 6 (a) shows a D2Q9 lattice arrangement. Each blue box encapsulates the solutions of nine particle distribution equations (the nine black dots) for a particular particle being displaced through the two-dimensional space lattice. The neighborhood interactions in the D2Q9 example are such that if all points in every blue box are collapsed into a single node representing all associated computations, the flow dependences are similar to those of a typical stencil computation (refer to Figure 6(b) ). Suppose that the computations associated with a node A [t, i, j] are performed at logical time (t, i, j) and that the size of the array space is N in each dimension. The conflict set CS of conflicting indices (t, i, j) (t , i , j ) for the array space A is specified in Figure 6 (c). There is no hyperplane that satisfies all conflicts on its own (refer to Figure 6(d) ). The canonical hyperplanes (1, 0, 0), (0, 1, 0), (0, 0, 1) individually do not satisfy all conflicts either. Among the hyperplanes that satisfy all conflicts in three of the four conflict polyhedra, (−2, 1, 0) leads to the smallest contraction modulus (N + 2). It satisfies all but the conflicts in violet. Since all of the conflicts are not satisfied yet, another storage hyperplane must be found. The revised conflict set, containing only the 2N) , is marginally more than optimal storage size of (N 2 + N + 1), i.e., the maximum number of live values at any point during the schedule.
Diamond tiling. Bandishti et al. [2012] developed a technique to obtain a diamond tiling (Figure 7) , thereby enabling the concurrent start of tiles. Let (tt, ii) be the intratile iterators. Suppose that the intratile schedule is sequential so that the value written to the memory cell A B [tt, ii] is computed at time (tt, ii). If so, the live-out portion of the data tile is as shown in Figure 7(a) . The intratile conflicts, in accordance with the conflict set specification CS of conflicting indices (tt, ii) (tt , ii ), are as shown in Figure 7 (b). Our algorithm selects the (1, −3) hyperplane, as it satisfies all conflicts by itself, resulting in contraction modulus (6B − 5). The final storage mapping
is not only dimensional optimal but also has an asymptotically better storage requirement than that of A B [tt, ii] → A B [tt mod B, ii mod (2B − 1)], which is found using the successive modulo technique.
IMPLEMENTATION AND PRACTICAL IMPACT
We implemented the approach proposed into an automatic storage optimizer, SMO, using ISL [Verdoolaege 2010 ] (version isl 0.12.2) with the GNU Linear Programming Kit (GLPK) [GNU 2010 ] version 4.45 as the ILP solver. SMO accepts a conflict set specification for an array space as the input and determines a modulo storage mapping using our technique. Table I shows the storage mappings obtained for various benchmarks and the time taken to find them (SMO time) on an Intel Core i5 2540M CPU running at 2.60GHz. The stencil benchmarks were optimized for cache locality using the Pluto heuristic [Pluto 2008 ]. The unsharp-mask and Harris-Corner kernels were taken from PolyMage [Mullapudi et al. 2015] , whereas the LBM benchmarks are 
from the work of Pananilath et al. [2015] . Note that in all cases where we perform tiling, tile sizes are fixed at compile time-the factor B in Table I and elsewhere is only to clarify the relationship between storage reduction and tile size. For an n-dimensional array space, at most n linearly independent storage hyperplanes need to be found. Finding each storage hyperplane involves Fourier-Motzkin elimination to get rid of Farkas' multipliers. Furthermore, we rely on ILP to determine a storage hyperplane. Although these techniques are of exponential complexity in the worst-case scenario, the compile time numbers in Table I (SMO time) demonstrate that they are very fast in practice.
Suppose that the tiling hyperplanes for the stencil in Figure 7 were (1, 0),(1, 1). Intratile storage optimization for such a parallelogram shaped tile with pipelined startup would yield the storage mapping
. Similarly, for a hexagonal tile [Grosser et al. 2014] , the storage mapping obtained is
Access expression simplification. The form of our mapping is the same as in any other successive modulo optimization technique, so we do not introduce any more modulo expressions than the previous ones. In fact, since our technique reduces the dimensionality of the storage mapping better than previous techniques, e.g., blur and Harris corner detection benchmarks, we will have fewer modulo expressions. Note that any potential slowdown due to the modulo expression is avoided in several cases due to the finite bounds on the affine accesses. If an access expression (y − 2x) ranges from, say, −2B + 2 to B − 1, subtracting a base function from the access eliminates the modulus, e.g., A[(y − 2x) mod 3B − 2] can be converted to A[(y − 2x + 2B − 2)]. Additionally, if the modulus is a power of 2 or just less than it, the modulo expression can be replaced with a mere bit-wise left shift. The additional arithmetic operations introduced due to the optimized storage mappings are simple integer ones. Many of the expressions are also invariant with respect to the innermost loop. Such integer arithmetic is well hidden in the pipeline, which is good for performance but obfuscates performance analysis (its effects in isolation cannot be accurately characterized). Table II gives the execution times of various benchmarks observed when the storage mappings shown in Table I were used. For the benchmarks blur-tiled, harris-cornertiled, diamond-tile, and stencil-1d-pllgm-tile, the tiles were executed in parallel using OpenMP. All benchmarks were compiled with the Intel C compiler (version 15.0) with flags "-O3 -openmp" and run on all cores of an Intel Xeon E5-2680 dual-socket machine with eight cores per socket and a total of 64GB of non-ECC RAM. The execution times were reproducible (less than 4% variation). It can be seen that for several benchmarks, the execution times with our storage mappings were the same as, if not better than, those with mappings obtained using the successive modulo technique. We also observed that a high reduction factor in storage (tens of times) does not necessarily translate to a high performance gain. This is explained by the fact that in the case of tiled benchmarks, we use a locality optimized code as the starting point for memory optimization; the benchmarks stencil-tile and stencil-1d-pllgm-tile were optimized for locality using the Pluto algorithm. Furthermore, it is not surprising that a big reduction in memory footprint does not result in a performance improvement in certain cases. If the code is tiled for the L2 cache, storage optimization alone may not further reduce stalls due to loads and stores (as cache miss rates would have already been low). As an analogy, reducing the memory footprint, say, from 40GB to 400MB, an application may still remain compute-or memory bandwidth-bound as the case may be. On the other hand, the application workload will now scale 100x with respect to data on the same hardware.
Impact on Performance and Analysis
To better understand the performance implications of storage optimization using a modulo mapping, we analyzed all benchmarks using Intel VTune [Intel 2015 ]. The only difference between the baseline and SMO version of the benchmarks was in the array access expressions and array definitions reflecting the reduced storage use. A summary of the profiling results is presented in Tables III and IV . The demand data L2 miss rate is computed as the ratio of the sum of all types of L2 demand data misses to the sum of L2 demand data requests, and similarly for the demand data L3 miss rate. Load effective address (LEA) stalls are determined as the ratio of the number of cycles with at least one slow LEA micro-operation being allocated to the number of core cycles when the core is not in halt state. Zero entries typically stand for a negligible value for the specific metric-due to sampling used by the profiler. Formulas for all other profiling metrics can be found in the VTune guide for Intel Xeon Processor E5 family [Intel 2013 ]. The three benchmarks showing a clear speedup due to storage optimization are blurtiled, unsharp-mask-tiled, and harris-corner-tiled. Among these, there is a decrease in demand data L2 miss rate due to storage optimization only for blur-tiled. In case of the harris-corner-tiled benchmark, the demand data L2 miss rate remains the same, but the LEA stalls decrease. On the other hand, there is a definite increase in LEA stalls for all LBM benchmarks contributing to the overall slowdown (close to 15% in case of LBMD2Q9 and LBMD3Q27). The impact of SMO on access expressions complexity can be seen on benchmarks with three-dimensional arrays, and this is reflected in LEA stalls. Whereas L2 and L3 miss rates remain nearly the same for LBMD3Q19 and LBMD3Q27, there is actually a decrease in the L2 miss rate for LBMD2Q9 due to storage optimization. Overall, the CPI metric improves (decreases) for all benchmarks due to storage optimization, although the impact of SMO on instruction count may sometimes be significant. The blur-interleaved benchmark shows one of the most drastic reductions in CPI, from 11.97 to 3.88, whereas a 0.705× slowdown is incurred by this benchmark. This counterintuitive result can be attributed to the code size increase (implied by the big change in CPI) given that all profiling metrics (L2 miss rate, DTLB overhead) show some improvement due to storage optimization.
Multiprogramming. Reduction in storage requirement can also potentially increase the degree of multiprogramming due to a reduction in virtual memory swapping through greater utilization of resident memory. We ran multiple instances of the LBMD2Q9 and LBMD3Q27 benchmarks in parallel to analyze this impact on multiprogramming. The time taken for running a different number of instances of each of them for three different input sizes are shown in Tables V and VI. The performance trends clearly demonstrate that as the number of benchmark instances increases, the performance of multiple instances of a storage optimized version continues to match that of running multiple instances of the corresponding baseline version. On the contrary, the performance drops sharply for the baseline version when running more instances. Finally, when the number of processes becomes large enough for disk access to become a dominant factor in the execution time, we see very high speedups with the storage optimized versions over corresponding baseline ones.
RELATED WORK
Storage optimization may be intra-array or interarray depending on whether locations from the same array are reused subsequently or locations from a different array. Our approach, like all previous works discussed here, is an intra-array one. The graph coloring technique prescribed for interarray reuse in Lefebvre and Feautrier [1998] is complementary to intra-array approaches and can be used in conjunction to reduce the total number of arrays used in the program.
The intra-array optimization strategy of de Greef et al. [1997] relies on the existence of a linearized schedule θ and on canonical linearizations of the array space. The reuse distance is computed as the maximum of the address differences between memory cells that are simultaneously live at any point during the entire execution schedule plus 1. A one-dimensional modulo storage mapping is obtained with the linearized access modulo the reuse distance. However, for the example in Figure 2 , even with a linearized schedule of θ (t, i) = tN + i, it can be seen that this technique would not match the optimal solution found using our technique. Clauss et al. [2009] determine the storage requirement of affine loop nests by counting the points in a polyhedra and by maximization of polynomials. Whereas polynomial mappings are more general, our work focuses on affine modulo mappings for which we could develop concrete cost functions using ILP. Wilde and Rajopadhye [1996] , then Quilleré and Rajopadhye [2000] , consider projective memory allocation functions to optimize memory usage in ALPHA programs. The problem model used does not accommodate scenarios where a portion of the variable is live-out, e.g., in the case of tiled programs or the introductory example ( Figure 1 ). As we have seen, this can introduce additional conflicts that do not arise due to flow dependences. Thus, for the benchmarks in Table I or Figure 1 , it will be unable to improve mappings found by the successive modulo technique.
The notion of a conflict polyhedron was introduced by Darte et al. [2005] and in their work on lattice-based memory allocation. The bounds and heuristics explored by Darte et al. [2005] are under the assumption that the conflicting index difference set DS is approximated as a 0-symmetric convex polyhedron. Our approach is fundamentally different, relying on the notion of conflict satisfaction, and works naturally with the conflict set expressed as a union of polyhedra. As we have seen, for tiled codes with boundary live-outs in multiple directions, our approach leads to an order of magnitude reduction in storage; this is a drastic reduction in memory, immediately observable in common practical cases. For the simple producer-consumer example in Figure 2 , with n = 9, all heuristics implemented in Bee+cl@k [Alias 2007 ] determined the same modulo storage mapping of a [t, i] → a[t mod 9, i mod 9], using the same bases for computing the contraction moduli as that suggested by Lefebvre and Feautrier [1998] . Their optimal search-based method for the convex approximation of the problem came up with the mapping, a[t, i] → a[t mod 1, (14t + i) mod 61], which clearly uses more storage than a [t, i] → a[(i − t) mod 17], obtained using our technique. Strout et al. [1998] introduced the concept of an occupancy vector, which captures the duration (as a distance vector) after which a location can be reused in a repeated fashion. The universal occupancy vector (UOV) is one that is valid for any valid loop schedule, and a search-based approach is proposed to find the optimal UOV. The storage mappings that they derive from a UOV and our storage mappings are conceptually similar in that both specify an array partitioning but differ in their mathematical form and in the approach used to find them. Since our mappings are for a particular schedule, they are expected to lead to less storage, e.g., assuming identity schedules, (N + 3) versus 2N for a 5-point one-dimensional stencil, N 2 + 2N instead of 2N 2 for LBM-D2Q9. However, schedule-independent UOV-based solutions for programs with constant dependences and multiboundary live-outs (tiled or untiled) are still an order of magnitude better than those that use canonical bases [Lefebvre and Feautrier 1998 ] and those that are unable to find the right bases for such codes [Quilleré and Rajopadhye 2000; Darte et al. 2005; . Another key difference is that the approach in Strout et al. [1998] is designed for perfect loop nests with constant dependences. Thies et al. [2001 Thies et al. [ , 2007 extend the notion of occupancy vector to an affine occupancy vector, which is valid for any valid affine schedule. They also discuss a technique for determining a storage mapping given an affine schedule. However, the given schedule needs to be one-dimensional, restricting the class of programs that lend themselves to their technique. In contrast, our technique supports multidimensional schedules even as it contracts the array along multiple dimensions.
Although there is complex interplay between a schedule and storage optimization, schedules have a direct impact on other important aspects, evidently parallelism and single-thread performance. The overall scheme in which our approach fits is thus one of first determining a schedule and then reducing its memory footprint maximally.
CONCLUSION
Automatic solutions to the intra-array storage optimization problem are crucial for high-level and domain-specific language compilers. We cast the problem as one of array space partitioning, where each partition uses the same memory location. This allowed us to develop an algorithm to find the right orientations for the array partitioning hyperplanes. The algorithm handles nonconvex conflict relations described as union of polyhedra and is driven by the two objectives of maximizing conflict satisfaction and minimizing conflict distances. For numerous examples and real-world problems, we showed significant reductions in storage requirement over previous techniques, ranging from a constant factor to asymptotic in loop blocking factor or array extentsthe latter being a dramatic improvement for practical purposes. We showed that our technique is dimension-and size optimal if a one-dimensional affine storage mapping exists and that it often finds optimal affine mappings in practice.
